This paper proposes and discusses SAR+ΔΣADCs with openloop integrators for low power, high speed, and low noise sensing systems. The integrator uses an open-loop architecture and dynamic amplifier to realize high speed and low power complete integration. Two prototype ADCs have been developed for general purpose and for CMOS image sensors. A high dynamic range of 84 dB and a high Schreier's FoM of 173 dB have achieved. Furthermore, a high FoM over 170 dB is maintained across a wide range of sampling rate from 2.5 MS/s to 25 MS/s. The SAR+ΔΣADC for CMOS image sensors can reduce the noise down to 66 µV.
Introduction
Successive Approximation Register Analog-to-Digital Converters (SAR ADCs) can realize the highest power efficiency among medium-resolution ADCs. They are suitable for wireless sensor nodes for Internet of Things (IoT) applications, where ultra-low power consumption and high dynamic range are required. Power consumption of the SAR ADCs can be scalable to the required sampling rate since they consist of fully dynamic circuits. However, SAR ADCs have a limitation of dynamic range. Recently, noise-shaping SAR ADCs containing Delta-Sigma Modulators (DSMs) have been proposed to increase the dynamic range [1, 2, 3] . However, a conventional DSM requires integrators using operational amplifiers (op-amps) and capacitors to form the negative feedback loop. Op-amps are not suitable for low-power applications because of inevitable quiescent current and lack of clock scalability for power consumption.
This paper proposes and discusses an open-loop integrator with no negative feedback loop or op-amps. The proposed integrator requires a gain of two and three from the amplifiers, so low-gain open-loop amplifiers can be used.
Moreover, low power consumption and clock scalability can be realized by using dynamic amplifiers based on [4] .
Furthermore, Binary-mode Dynamic Element Matching (B-DEM), which can be implemented with just a few logic gates, is proposed as a means to overcome the nonlinearity of the CDAC.
Dynamic amplifier
A ÁAEADC needs integrators that consist of an operational amplifier. An operational amplifier consumes static power and is not suitable for low power circuits. We proposed a dynamic amplifier that doesn't consume any static power. Fig. 1 shows a basic dynamic amplifier in each operating mode. Fig. 2 shows the output voltages.
In the pre-charge mode (a), all output terminals and connected capacitors are pre-charged to the V DD . In the amplifying mode (b), transistors are activated and drain currents flow through capacitors connected to the output terminals. The output voltage difference, ÁV out is 
where ΔQ is the charge difference between the two capacitances, C L is the load capacitance, ÁI D is the drain current difference between two transistors, T a is the time for the amplifying phase, g m is the transconductance of the transistors, ÁV in is the input voltage difference. T a can be expressed as
where V DD is the supply voltage, V com is the common output voltage, I DA is the average drain current. If the V com is set as the half V DD , the voltage gain G V is
The transconductance g m can be expressed as
where V eff is the effective gate voltage. Then Eq. (3) is
Therefore we can realize accurate voltage gain by detecting V com to stop the amplification.
A consumed electrical energy E D is not determined by the flowing current but determined by the consumed energy of capacitance, such as
The consumed energy is very small and the power consumption is proportional to the operating clock frequency. This nature of the dynamic amplifier is very attractive for the low power and wide operating frequency sensor systems in IoT era.
Open-loop integrator with dynamic amplifier
A passive method is very attractive for the low power integrator; however it is impossible to realize a complete integration. An incomplete integration has a limitation to suppress the quantization noise in the ÁAE modulator and it is quite difficult to realize high dynamic range, even if the noise shaping method is used. To address this issue, we proposed the open-loop integrator using three capacitance and one or two dynamic amplifiers to realize the low power complete integration. Fig. 3 shows the proposed open-loop integrator. The proposed integrator consists of three capacitors, four switches S 1 -S 4 , and two amplifiers A 1 and A 2 . During phase 1 , S 1 and S 3 are turned on and S 2 and S 4 are turned off. The node voltages V out , V 1 and V 2 are shown in the figure. During phase 2 , S 2 and S 4 are turned on and S 1 and S 3 are turned off. The output voltage of the integrator V out [n] is
For the case of
This means a complete integrator is realized. The proposed integrator with dynamic amplifier uses 50% less power than a conventional telescopic cascode opamp and 90% less than a folded cascode op-amp. Fig. 4 shows the actual dynamic amplifier using a common-mode detection [4] with its operation waveforms. The source degeneration resistors R s and the gain control MOS resistor M GC are used to realize high linearity and gain controllability. The required gain accuracy for the amplifier is about 20% to keep the degradation of the SNR less than −3 dB. This requirement is not stringent, since the gain controller covers the gain range from 1.5 to 4.5. A current is supplied only when the output node is being pre-charged and the common-mode detection circuit is in operation. Therefore, there is no DC power consumption in steady state.
The amplification time is less than 1 ns with a 2.5 pF load capacitance. The current is proportional to the clock frequency with a constant of proportionality of 3.0 µA/MHz for a single amplifier of the first stage integrator.
4 SAR-ÁAEADC with binary-mode DEM Fig. 5 shows a block diagram of the proposed SAR+ÁAE ADC [5] , in which a Delta-Sigma Modulator (DSM) block is implemented. The input signal is sampled by the CDAC and undergoes normal SAR conversion to 6 bits. After the SAR conversion, the residual voltage on the CDAC is integrated by the DSM block. The proposed DSM has three integrators to realize 3rd order noise shaping. The integration is performed sequentially from the first stage to the third stage.
Feedforward paths are implemented to scale the output voltage of each integrator.
The mismatch of capacitors in the CDAC causes nonlinearity, which reduces the SNR. A Dynamic Element Matching (DEM) method is effective to address this issue. Fig. 6 shows a schematic of the proposed Binary mode DEM (B-DEM) in the case of a 3-bit configuration. Conventionally, a DEM requires a thermometer decoder and shuffler. For a higher-bit-count DAC, a low-power design is difficult because the required number of elements increases exponentially with bit count. Even if the shuffler size can be reduced by using a cascade connection, this lowers the conversion rate. The proposed DEM shuffles capacitors in binary mode during each SAR conversion. When converting the most significant bit (MSB), half of the CDAC elements are switched to reference nodes depending on the comparator decision. The DEM can choose between two cases, C 1 -C 4 or C 5 -C 8 . When C 1 -C 4 is chosen for MSB, C 5 -C 6 or C 7 -C 8 is chosen for MSB-1. In the least significant bit conversion, either of the remaining two elements is used. In this manner, there are eight states in the CDAC for one conversion operation of the SAR ADC. The DEM control signal is generated by integrating the SAR ADC results to create random CDAC states. The circuit implementation is very simple; only an OR gate and a D flip-flop are used in each element. In case of a 6-bit CDAC, the logic gate size and power consumption can be reduced by a factor of 4 and 8 times, respectively, compared with a conventional Data-Weighted Averaging (DWA).
Measured performance
The chip was fabricated using 65 nm CMOS technology and the occupied area is 0.08 mm 2 , as shown in Fig. 7 .
The measurement results are shown in Fig. 8 intermittent operation of IoT applications that require ultra-low power consumption and high dynamic range.
SAR-ÁAEADC for CMOS image sensors
We have developed another SAR+ÁAEADC for CMOS Image Sensors (CIS) [6] by modifying the previous one. Fig. 9 shows the architecture of the proposed ADC. 2 nd order ÁAEADC is used in an incremental manner. Fig. 10 shows the conversion steps. The input signal is sampled by a Capacitive Digital to Analog Converter (CDAC) and converted to the digital value by a 6-bit SAR ADC composed by the CDAC and a dynamic comparator. The residue The ADC requires only a trigger pulse; the conversion timings for each conversion steps are generated by the gated ring oscillator, internally. The reset pulse is also generated internally to reset the ADC. The frequency of the trigger pulse is very low compared with a Single Slope ADC (SSADC) that needs a GHz clock. The required trigger pulse is at most 10 or 20 times higher than the horizontal scanning frequency, which relaxes the clock routing and noise issue in a CIS. Fig. 11 shows the CDS and the conversion range in the SAR+ÁAEADC. Conventionally, the capacitor mismatch limits the effective resolution of a SAR+ÁAEADC. However, we can eliminate this limitation by keeping the same conditions for the CDAC in the reset phase and the sampling phase by using CDS. The quantization voltage for the ÁAEADC is only 30 mV with overlap voltage ranges.
The input signal is oversampled to reduce the noise in the ÁAE ADC and the residue voltage is generated by the CDAC using converted data without additional SAR conversion steps, as shown in Fig. 12 . In this figure, α means the capacitor ratio between capacitors connecting to the reference voltage and ground. Oversampling can also reduce the source follower noise in the pixel and reference voltage noise by the averaging operation.
The charge in the sampling capacitor is not wasted but reserved and the sampled voltage is recovered. This can relax the drivability of the source follower in the pixel. Fig. 13 shows the layout of the ADC for CMOS image sensors. The size is 20 m Â 770 m. 
Summary
We proposed and discussed SAR+ÁAEADCs with open-loop integrators using dynamic amplifiers for low power, high speed, and low noise sensing systems.
The integrator using open-loop architecture with dynamic amplifiers can realize complete integration with high speed and low power operation.
Two prototype ADCs have been developed for general purpose sensing systems and for CMOS Image sensors. A high dynamic range of 84 dB and a high Schreier's FoM of 173 has been achieved. Furthermore, a high FoM over 170 dB is maintained across a wide range of sampling rate from 2.5 MS/s to 25 MS/s and the power dissipation is scalable with sampling rate. The SAR+ÁAEADC for CMOS image sensor reduces the noise down to 66 µV and occupies a small area of 20 m Â 770 m. We believe the proposed ADC architecture will play an important role in the IoT era.
